	instruction 1	instruction 2	_
0	add	пор	→ P0
2	nop	тру	P1
4	пор	load	→ P2

Fig.1(A)

before compaction


0	add
1	пор
2	пор
3	mpy
4	пор
5	load

Fig.1(B)


after compaction

0	100101	key
1	add	:
2	тру	
3	load	

Fig.1(C)



3/13






Fig.4








Fig.5









	-	11	12	•	1000
	loop 8, r1	-	<u>-</u>	-	1010
loop:	13	14	-	-	1020
•	-	15	-	16	1030
	-	17	-	-	1040
	18	19	-	-	1050
	<u>-</u>	110	-	<i>l</i> 111	1060
	-	-	-	112	1070
	<u>-</u>	<i>I</i> 13	114	-	1080
	<i>I15</i>	-	116	-	1090
	-	117	-	<i>l</i> 18	10a0
	119	-	-	120	10b0

Fig. 10





Fig.11




<u>148</u>	PC 1ffc
/	VPC
	LVPC
	CC
	IC
	LSIZE
	LCNT
	100

Fig.12

V CC IFA 1 7 40 cache tag 0	CBO_	- loop 13	11 - 14 15	12 - -	- - - 16	
V CC IFA 0 0 0 cache tag 1	CB1					


<u>148</u>	PC [2000
1	VPC [1000
	LVPC[
	CC [7
	IC [
	LSIZE	
	LCNT	
	LPC	

Fig.13




<u>148</u>	PC [2000
•	VPC [1020
	LVPC[1020
	CC [7
	IC [42
	LSIZE[8
	LCNT[8
	LPC [2000

Fig.14



<u>148</u>	PC [2024
•	VPC [1040
	LVPC[1020
	CC [7
	IC [42
	LSIZE[8
	LCNT[6
	LPC [2000

Fig. 15







Fig. 16







Fig.17








Fig. 18



148		
140	PC	2000
1	VPC	1020
	LVPC[1020
	CC [7
	IC [41
	LSIZE[8
	LCNT[8
	LPC [2000

Fig. 19



148		
170	PC	2000
•	VPC	1020
	LVPC	1020
	CC	7
	IC [41
	LSIZE[8
	LCNT[8
	LPC [2000

Fig.20




Fig.21